ADVANCED C:





Description

The SiT9375 is a differential MEMS oscillator that is engineered for low-jitter applications requiring standard frequencies from 25 MHz to 644.53125 MHz.

A unique FlexSwing output-driver performs like LVPECL but provides independent control of voltage swing and DC offset to simplify interfacing with chipsets having non-standard input voltage requirements and eliminate all external source-bias resistors. The device also integrates multiple on-chip regulators to filter power supply noise, eliminating the need for an external dedicated LDO.

The SiT9375 can be factory programmed for specific combinations of frequency, stability, voltage, output signaling, and pin 1 functionality. Programmability enables designers to optimize clock configurations while eliminating long lead times and customization costs associated with quartz devices where each combination is custom built.

The wide frequency range and programmability makes this device ideal for communications, enterprise, and industrial applications that require a variety of frequencies and operate in noisy environments.

Refer to Manufacturing Notes for proper reflow profile, tape and reel dimension, and other manufacturing related information.

Block Diagram




Figure 1. SiT9375 Block Diagram

Features

- Standard frequencies from 25 MHz to 644.53125 MHz
- 200 fs RMS typical phase jitter, 12 kHz to 20 MHz
- Excellent power-supply noise rejection
- LVPECL, LVDS, HCSL, Low-power HCSL, and FlexSwing signaling options
- ±20, ±25, ±30, and ±50 ppm frequency stabilities
- Wide temperature support up to -40°C to 105°C
- Factory programmable options for low lead time
- 1.8 V, 2.5 V, 3.3 V, and wide continuous range power supply voltage
- 2 x 1.6, 2.5 x 2, 3.2 x 2.5 mm x mm package (Contact SiTime for 7 x 5, and 5 x 3.2 mm x mm packages)

Applications

- 100G/200G/400G network equipment
- Optical modules
- Coherent optics
- Network switches, routers
- Industrial networking equipment
- Server and storage systems
- Industrial networks
- Test and measurement
- Broadcast video

Package Pinout




Figure 2. Pin Assignments (Top view) (Refer to Table 17 for Pin Descriptions)



"P": 2.0 x 1.6 mm x mm "A": 2.5 x 2.0 mm x mm "B": 3.2 x 2.5 mm x mm



Ordering Information

SiT9375AC-01B2-3310-125.000000T **Part Family Packaging** "SiT9375" Refer to Table 2 for packing method Leave blank for bulk (for sampling only) **Revision Letter** "A" is the revision of Silicon Frequency Refer to the frequencies in Table 1 **Temperature Range** "C": Extended Commercial, -20 to 70°C Reserved "I": Industrial, -40 to 85°C "0-": Default "B": -40 to 95°C "E": Extended Industrial, -40 to 105°C Pin 1 Functionality "0": NF (no function) Signaling Group "1": OE active high "-": LVPECL, LVDS, HCSL, Low-power "2": OE active low **HCSL** "1": FlexSwing referenced to voltage **Supply Voltage** on VDD pin. For FlexSwing referenced to voltage "18": 1.8 V ±5% "25": 2.5 V ±10% on GND pin, Contact SiTime. "33": 3.3 V ±10% "XX": 2.25 V to 3.63 V Signaling Type "YY": 1.71 V to 3.63 V "01": LVPECL "02": LVDS **Frequency Stability** "04": HCSL "1": ±20 ppm "08": Low-power HCSL, with integrated "2": ±25 ppm series termination "8": ±30 ppm "FS", "WB", "EP": FlexSwing, see Table 5 "3": ±50 ppm for VHn and VLn. Contact SiTime for other options. Package Size

Table 1. Supported Frequencies

25.000000 MHz	30.720000 MHz	50.000000 MHz	53.125000 MHz	61.440000 MHz	62.500000 MHz	74.250000 MHz	75.000000 MHz
98.304000 MHz	100.000000 MHz	106.250000 MHz	122.880000 MHz	125.000000 MHz	133.333333 MHz	148.500000 MHz	150.000000 MHz
153.600000 MHz	155.520000 MHz	156.250000 MHz	159.375000 MHz	160.000000 MHz	161.132813 MHz	166.666666 MHz	200.000000 MHz
212.500000 MHz	250.000000 MHz	300.000000 MHz	312.500000 MHz	322.265625 MHz	625.000000 MHz	644.531250 MHz	

Table 2. Ordering Codes for Supported Tape & Reel Packing Method

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	8 mm T&R (250u)
2.0 x 1.6	D	Е	G
2.5 x 2.0	D	Е	G
3.2 x 2.5	D	E	G





TABLE OF CONTENTS

Description	1
-eatures	
Applications	
Block Diagram	
Package Pinout	
Ordering Information	
Electrical Characteristics	4
Pin Description	
FlexSwing Configurations	
Naveform Diagrams	15
Termination Diagrams	
LVPECL and FlexSwing Termination	
LVDS, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V	19
HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V	19
Low-power HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V	
Dimensions and Patterns — 2.0 x 1.6 mm x mm	
Dimensions and Patterns — 2.5 x 2.0 mm x mm	21
Dimensions and Patterns — 3.2 x 2.0 mm x mm	
Additional Information	
Revision History	23





Electrical Characteristics

All Min and Max limits in the Electrical Characteristics tables are specified over operating temperature and rated operating voltage with standard output termination shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.

Table 3. Electrical Characteristics - Common to All Output Signaling Types

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
				Frequency R	ange	
Output Frequency Range	f	Sta	ndard freq	uencies	MHz	Refer to frequencies listed in Ordering Information section.
				Frequency Sta	ability	
Frequency Stability	F_stab	-	Ι	±20	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage, load variation of 15 pF \pm 10%, and 10 years aging at 25°C
		-	_	±25	ppm	Inclusive of initial tolerance, operating temperature, rated power
		-	_	±30	ppm	supply voltage, load variation of 15 pF ± 10%, and first year aging at 25°C
		-	-	±50	ppm	at 25 0
10 Year Aging	F_10y	_	±1	-	ppm	Ambient temperature of 25°C
				Temperature I	Range	
Operating Temperature Range	T_use	-20	-	+70	°C	Extended commercial, ambient temperature
		-40	-	+85	°C	Industrial, ambient temperature
		-40	-	+95	°C	Ambient temperature
		-40	-	+105	°C	Extended industrial, ambient temperature
				Supply Volt	age	
Supply Voltage	Vdd	1.71	-	3.63	٧	Voltage-supply order code "YY"
		2.25	-	3.63	٧	Voltage-supply order code "XX"
		1.71	1.80	1.89	V	Voltage-supply order code "18". Contact SiTime for 1.5 V
		2.25	2.50	2.75	V	Voltage-supply order code "25"
		2.97	3.30	3.63	V	Voltage-supply order code "33"
				Input Characte	eristics	
Input Voltage High	VIH	70%	-	-	Vdd	Pins 1 and 2 for OE and SE, respectively
Input Voltage Low	VIL	_	-	30%	Vdd	Pins 1 and 2 for OE and SE, respectively
Input Pull-up Impedance	Z_in	_	100	_	kΩ	Pins 1 and 2 for OE and SE, respectively
			(Output Charact	eristics	
Duty Cycle	DC	45	-	55	%	See Figure 5 and Figure 7
			St	artup, OE and S	SE Timing	9
Startup Time	T_start	_	1	5	ms	Measured from the time Vdd reaches its rated minimum value
Output Enable Time	T_oe	-	-	100+3 clock cycles	ns	Measured from the time OE pin toggles to enable logic level to the time clock pins reach 90% of swing. See Figure 12
Output Disable Time	T_od	_	_	100+3 clock cycles	ns	Measured from the time OE pin toggles to disable logic level to the last clock edge. See Figure 13
				Jitter and Phase	e Noise	
RMS Phase Jitter (random)	T_phj	_	170	-	fs	12 kHz to 20 MHz offset frequency integration bandwidth, 156.25 MHz
Spurious Phase Noise	PN_spur_a	_	-110	-	dBc	12 kHz to 20 MHz offset frequency range, 156.25 MHz
	PN_spur_b	-	-80	_	dBc	12 kHz to 20 MHz offset frequency range, 155.52 MHz
RMS Period Jitter ^[1]	T_jitt_per	_	1	_	ps	156.25 MHz
Peak Cycle-to-cycle Jitter[1]	T_jitt_cc	-	6	-	ps	156.25 MHz

Note:

1. Measured according to JESD65B.





Table 4. Electrical Characteristics – LVPECL | Supply voltages: 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
		Curre	ent Consur	nption, f = '	156.25 MH	l z
Current Consumption, Output Enabled without Termination	Idd_oe_nt	_	43	ı	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination 1	Idd_oe_wt1	-	56	ı	mA	Including load termination current as shown in Figure 17 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms.
		_	54.5	I	mA	Including load termination current as shown in Figure 17 for Vdd=2.5 V $\pm 10\%$ and R3=220 Ohms.
Current Consumption, Output Enabled with Termination 2	Idd_oe_wt2	-	71	-	mA	Including load termination current. See Figure 18 for termination
Current Consumption, Output Disabled without Termination	Idd_od_nt	_	52	ı	mA	Excluding load termination current. Driver output is at logichigh voltage levels.
Current Consumption Output Disabled with Termination 1	Idd_od_wt1	-	65	I	mA	Including load termination current as shown in Figure 17 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V, and R3=220 Ohms. Driver output is at logic-high voltage levels.
		_	63.5	ı	mA	Including load termination current as shown in Figure 17 for Vdd=2.5 V ±10% and R3=220 Ohms.
Current Consumption, Output Disabled with Termination 2	Idd_od_wt2	-	80	ı	mA	Including load termination current. See Figure 18 for termination. Driver output is at logic-high voltage levels.
			Output	Characteri	stics	
Output High Voltage	VOH	Vdd-1.025	Vdd-0.95	Vdd-0.88	>	See Figure 4
Output Low Voltage	VOL	Vdd-1.81	Vdd-1.7	Vdd-1.62	٧	See Figure 4
Output Differential Voltage Swing	V_Swing	1.2	1.5	1.9	>	See Figure 5
Rise/Fall Time	Tr, Tf		170	Í	ps	20% to 80%. See Figure 5
Differential Asymmetry, peak-peak	V_da	-	100	-	mV	See Figure 8
Differential Skew, peak	V_ds	_	±40	ı	ps	See Figure 9
Overshoot Voltage, peak	V_ov	_	10	ı	%	Measured as percent of V_Swing; see Figure 10
		P	ower Supp	ly Noise Im	munity	
Power Supply-Induced Jitter Sensitivity ^[2]	PSJS	_	0.01	ı	ps/mV	Power supply ripple from 1 kHz to 20 MHz
Power Supply-Induced Phase Noise	PSPN	-	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD





Table 5. Electrical Characteristics – FlexSwing | Supply voltage: 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
		Cur	rent Consu	umption, f =	= 156.25 N	1Hz
Current Consumption, Output Enabled without Termination	ldd_oe_nt	ı	43	-	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	50.5	-	mA	Including load termination current, for FlexSwing order code "WB". See Figure 17 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V and R3=220 Ohms.
		-	49	-	mA	Including load termination current, for FlexSwing order code "WB". See Figure 17 for Vdd=2.5 V ±10% and R3=220 Ohms.
Current Consumption, Output Disabled without Termination	ldd_od_nt	Ι	52	_	mA	Excluding load termination current. Driver output is at logichigh voltage levels.
Current Consumption Output Disabled with Termination	ldd_od_wt	-	59.5	-	mA	Including load termination current, for FlexSwing order code "WB". See Figure 17 for Vdd=3.3 V ±10%, Vdd=2.25 V to 3.63 V and R3=220 Ohms.
		1	58	-	mA	Including load termination current, for FlexSwing order code "WB". See Figure 17 for Vdd=2.5 V ±10% and R3=220 Ohms.
			Output	Character	stics	
Output High Voltage	VOH	VHn - 0.1	VHn	VHn + 0.1	٧	See Figure 4, Refer to Table 18 or Table 19 order codes for nominal VOH (i.e. VHn) values.
Output Low Voltage	VOL	VLn - 0.1	VLn	VLn + 0.1	>	See Figure 4, Refer to Table 18 or Table 19 order codes for nominal VOL (i.e. VLn) values
Output Differential Voltage Swing	V_Swing		VOH - VOL		>	See Figure 5
Rise/Fall Time	Tr, Tf	ı	170	_	ps	20% to 80%. See Figure 5
Differential Asymmetry, peak-peak	V_da	-	100	-	mV	See Figure 8
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 9
Overshoot Voltage, peak	V_ov	-	10	_	%	Measured as percent of V_Swing; see Figure 10
			Power Sup	ply Noise I	mmunity	
Power Supply-Induced Jitter Sensitivity ^[2]	PSJS	-	0.01	-	ps/mV	Power supply ripple from 1 kHz to 20 MHz
Power Supply-Induced Phase Noise	PSPN	-	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD





Table 6. Electrical Characteristics – FlexSwing | Supply voltage referred to GND, only: 1.8 V ±5%, 1.71 V to 3.63 V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
		Cur	rent Consu	ımption, f =	156.25 N	1Hz
Current Consumption, Output Enabled without Termination	Idd_oe_nt	Ι	43	Ι	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	Idd_oe_wt	-	53	-	mA	Including load termination current, for FlexSwing order code "WB". See Figure 17 for Vdd=1.8 V ±5% and R3=220 Ohms.
		-	53	-	mA	Including load termination current, for FlexSwing order code "WB". See Figure 17 for Vdd=1.71 V to 3.63 V and R3=220 Ohms.
Current Consumption, Output Disabled without Termination	ldd_od_nt	-	52	-	mA	Excluding load termination current. Driver output is at logichigh voltage levels.
Current Consumption Output Disabled with Termination	ldd_od_wt	I	62	I	mA	Including load termination current, for FlexSwing order code "WB". See Figure 17 for Vdd=1.8 V ±5% and R3=220 Ohms.
		1	62	1	mA	Including load termination current, for FlexSwing order code "WB". See Figure 17 for Vdd=1.71 V to 3.63 V and R3=220 Ohms.
			Output	Characteri	stics	
Output High Voltage	VOH	VHn - 0.1	VHn	VHn + 0.1	>	See Figure 4, Refer to Table 18 or Table 19 order codes for nominal VOH (i.e. VHn) values
Output Low Voltage	VOL	VLn - 0.1	VLn	VLn + 0.1	>	See Figure 4, Refer to Table 18 or Table 19 order codes for nominal VOL (i.e. VLn) values
Output Differential Voltage Swing	V_Swing		VOH - VOL		٧	See Figure 5
Rise/Fall Time	Tr, Tf	_	170	_	ps	20% to 80%. See Figure 5
Differential Asymmetry, peak-peak	V_da	-	100	-	mV	See Figure 8
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 9
Overshoot Voltage, peak	V_ov	-	10	-	%	Measured as percent of V_Swing; see Figure 10
			Power Sup	ply Noise I	mmunity	
Power Supply-Induced Jitter Sensitivity ^[2]	PSJS	_	0.01	ı	ps/mV	Power supply ripple from 1 kHz to 20 MHz
Power Supply-Induced Phase Noise	PSPN	_	-80	_	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD





Table 7. Electrical Characteristics - LVDS | Supply voltage: 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
		Cu	rrent Const	umption, f :	= 156.25 N	1Hz
Current Consumption, Output Enabled without Termination	Idd_oe_nt	-	45	_	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	Idd_oe_wt	-	49	_	mA	Including load termination current. See Figure 21 for termination
Current Consumption, Output Disabled without Termination	Idd_od_nt	-	54	-	mA	Excluding load termination current. Driver output is at logic- high voltage levels.
Current Consumption Output Disabled with Termination	Idd_od_wt	-	58	_	mA	Including load termination current. See Figure 21 for termination. Driver output is at logic-high voltage levels.
			Output	t Character	istics	
Differential Output Voltage	VOD	250	350	450	mV	See Figure 6
Delta VOD	ΔVOD	-	-	50	mV	See Figure 6
Offset Voltage	VOS	1.125	1.2	1.375	V	See Figure 6
Delta VOS	ΔVOS	-	-	50	mV	See Figure 6
Rise/Fall Time	Tr, Tf	-	290	-	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%. See Figure 7
Differential Asymmetry, peak-peak	V_da	-	50	-	mV	See Figure 8
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 9
Overshoot Voltage, peak	V_ov	-	10	-	%	Measured as percent of VOD; see Figure 11
			Power Sup	ply Noise	mmunity	
Power Supply-Induced Jitter Sensitivity ^[2]	PSJS	-	0.01	-	ps/mV	Power supply ripple from 1 kHz to 20 MHz
Power Supply-Induced Phase Noise	PSPN	-	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD

Table 8. Electrical Characteristics – LVDS | Supply voltage: 1.8 V $\pm 5\%$, 1.71 V to 3.63 V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition				
Current Consumption, f = 156.25 MHz										
Current Consumption, Output Enabled without Termination	Idd_oe_nt	-	45	-	mA	Excluding load termination current				
Current Consumption, Output Enabled with Termination	Idd_oe_wt	-	49	ı	mA	Including load termination current. See Figure 21 for termination				
Current Consumption, Output Disabled without Termination	Idd_od_nt	-	54	-	mA	Excluding load termination current. Driver output is at logichigh voltage levels.				
Current Consumption Output Disabled with Termination	Idd_od_wt	-	58	_	mA	Including load termination current. See Figure 21 for termination. Driver output is at logic-high voltage levels.				
			Output	Character	istics					
Differential Output Voltage	VOD	250	350	450	mV	See Figure 6				
Delta VOD	ΔVOD	-	-	50	mV	See Figure 6				
Offset Voltage	VOS	1.125	1.2	1.375	V	See Figure 6				
Delta VOS	ΔVOS	-	-	50	mV	See Figure 6				
Rise/Fall Time	Tr, Tf	-	290	_	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%. See Figure 7				
Differential Asymmetry, peak-peak	V_da	-	50	-	mV	See Figure 8				
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 9				
Overshoot Voltage, peak	V_ov	-	10	-	%	Measured as percent of VOD; see Figure 11				
			Power Sup	ply Noise	Immunity					
Power Supply-Induced Jitter Sensitivity ^[2]	PSJS	-	0.01	-	ps/mV	Power supply ripple from 1 kHz to 20 MHz				
Power Supply-Induced Phase Noise	PSPN	_	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD				





Table 9. Electrical Characteristics – HCSL | Supply voltage: 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
		Cu	rrent Consi	umption, f	= 156.25 N	ИНz
Current Consumption, Output Enabled without Termination	Idd_oe_nt	-	41	ı	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	56	ı	mA	Including load termination current. See Figure 22 (a) and Figure 22 (b) for termination.
Current Consumption, Output Disabled without Termination	Idd_od_nt	-	49	ı	mA	Excluding load termination current. Driver output is at logic-high voltage levels.
Current Consumption, Output Disabled with Termination	ldd_od_wt	-	64	1	mA	Including load termination current. See Figure 22 (a) and Figure 22 (b) for termination. Driver output is at logic-high voltage levels.
			Output	Character	istics	
Output High Voltage	VOH	0.60	0.7	0.95	V	See Figure 4
Output Low Voltage	VOL	-0.1	0	0.1	V	See Figure 4
Output Differential Voltage Swing	V_Swing	1	1.4	1.6	V	See Figure 5
Rise/Fall Time	Tr, Tf	-	400	-	ps	Measured 20% to 80% using Figure 22 (b) for termination. See Figure 5
Differential Asymmetry, peak-peak	V_da	-	100	-	mV	See Figure 8
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 9
Overshoot Voltage, peak	V_ov	-	10	ı	%	Measured as percent of V_Swing; see Figure 10
			Power Sup	ply Noise I	mmunity	
Power Supply-Induced Jitter Sensitivity ^[2]	PSJS	-	0.01	-	ps/mV	Power supply ripple from 1 kHz to 20 MHz
Power Supply-Induced Phase Noise	PSPN	-	-80	_	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD

Table 10. Electrical Characteristics – HCSL | Supply voltage: 1.8 V ±5%, 1.71 V to 3.63 V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition					
	Current Consumption, f = 156.25 MHz										
Current Consumption, Output Enabled without Termination	Idd_oe_nt	-	41	ı	mA	Excluding load termination current					
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	56	-	mA	Including load termination current. See Figure 22 (a) and Figure 22 (b) for termination.					
Current Consumption, Output Disabled without Termination	ldd_od_nt	-	49	-	mA	Excluding load termination current. Driver output is at logic- high voltage levels.					
Current Consumption, Output Disabled with Termination	ldd_od_wt	-	64	1	mA	Including load termination current. See Figure 22 (a) and Figure 22 (b) for termination. Driver output is at logic-high voltage levels.					
			Output	Character	istics						
Output High Voltage	VOH	0.60	0.7	0.95	V	See Figure 4					
Output Low Voltage	VOL	-0.1	0	0.1	V	See Figure 4					
Output Differential Voltage Swing	V_Swing	1	1.4	1.6	V	See Figure 5					
Rise/Fall Time	Tr, Tf	-	400	-	ps	Measured 20% to 80% using Figure 22 (b) for termination. See Figure 5					
Differential Asymmetry, peak-peak	V_da	-	100	-	mV	See Figure 8					
Differential Skew, peak	V_ds	-	±40	-	ps	See Figure 9					
Overshoot Voltage, peak	V_ov		10	ı	%	Measured as percent of V_Swing; see Figure 10					
		•	Power Sup	ply Noise I	mmunity						
Power Supply-Induced Jitter Sensitivity ^[2]	PSJS	-	0.01	1	ps/mV	Power supply ripple from 1 kHz to 20 MHz					
Power Supply-Induced Phase Noise	PSPN	-	-80	-	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD					





Table 11. Electrical Characteristics - Low Power HCSL | Supply voltage: 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition				
Current Consumption, f = 156.25 MHz										
Current Consumption, Output Enabled without Termination	Idd_oe_nt	-	44	I	mA	Excluding load termination current				
Current Consumption, Output Enabled with Termination	ldd_oe_wt	-	46	ı	mA	Including load termination current for 5 pF loading at 156.25 MHz. See Figure 23 for termination				
Current Consumption, Output Disabled without Termination	ldd_od_nt	-	48	I	mA	Excluding load termination current. Driver output is at logic-high voltage levels.				
Current Consumption, Output Disabled with Termination	ldd_od_wt	-	48	1	mA	Including load termination current for 5 pF loading at 156.25 MHz. See Figure 23 for termination. Driver output is at logic-high voltage levels.				
			Output	Character	istics					
Output High Voltage	VOH	8.0	0.9	1.15	V	See Figure 4				
Output Low Voltage	VOL	-0.3	0	0.1	V	See Figure 4				
Output Differential Voltage Swing	V_Swing	1.55	1.65	1.9	V	See Figure 5				
Rise/Fall Time	Tr, Tf	-	520	-	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%. See Figure 5				
Differential Asymmetry, peak-peak	V_da	-	550	-	mV	See Figure 8				
Differential Skew, peak	V_ds	-	±30	-	ps	See Figure 9				
Overshoot Voltage, peak	V_ov	_	10	_	%	Measured as percent of V_Swing; see Figure 10				
			Power Sup	ply Noise	lmmunity					
Power Supply-Induced Jitter Sensitivity ^[2]	PSJS	-	0.01	1	ps/mV	Power supply ripple from 1 kHz to 20 MHz				
Power Supply-Induced Phase Noise	PSPN	-	-80	_	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD				

Table 12. Electrical Characteristics - Low Power HCSL | Supply voltage: 1.8 V ±5%, 1.71 V to 3.63 V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
		Cui	rrent Consi	umption, f	= 156.25 N	ИНZ
Current Consumption, Output Enabled without Termination	Idd_oe_nt	ı	44	ı	mA	Excluding load termination current
Current Consumption, Output Enabled with Termination	ldd_oe_wt	ı	46	ı	mA	Including load termination current for 5 pF loading at 156.25 MHz. See Figure 23 for termination
Current Consumption, Output Disabled without Termination	ldd_od_nt	ı	48	ı	mA	Excluding load termination current. Driver output is at logic- high voltage levels.
Current Consumption, Output Disabled with Termination	ldd_od_wt	1	48	1	mA	Including load termination current for 5 pF loading at 156.25 MHz. See Figure 23 for termination. Driver output is at logic-high voltage levels.
			Output	Character	istics	
Output High Voltage	VOH	0.8	0.9	1.15	V	See Figure 4
Output Low Voltage	VOL	-0.3	0	0.1	V	See Figure 4
Output Differential Voltage Swing	V_Swing	1.55	1.65	1.9	V	See Figure 5
Rise/Fall Time	Tr, Tf	-	520	-	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%. See Figure 5
Differential Asymmetry, peak-peak	V_da	-	550	-	mV	See Figure 8
Differential Skew, peak	V_ds	1	±30	-	ps	See Figure 9
Overshoot Voltage, peak	V_ov	1	10	ı	%	Measured as percent of V_Swing; see Figure 10
			Power Sup	ply Noise I	mmunity	
Power Supply-Induced Jitter Sensitivity ^[2]	PSJS	1	0.01	-	ps/mV	Power supply ripple from 1 kHz to 20 MHz
Power Supply-Induced Phase Noise	PSPN	_	-80	_	dBc	156.25 MHz, 50 mV peak-peak ripple on VDD

Note:

Terminology chosen for clarity; referred to historically as power-supply noise rejection (PSNR).





Table 13. Absolute Maximum Ratings

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Test Conditions	Min.	Max.	Unit
Continuous Power Supply Voltage Range (Vdd)		-0.5	4.0	V
Input Voltage, Maximum	Any input pin	ı	Vdd + 0.3	V
Input Voltage, Minimum	Any input pin	-0.3	ı	V
Storage Temperature		-65	150	°C
Maximum Junction Temperature		ı	130	°C
Soldering Temperature (follow standard Pb-free soldering guidelines)		-	260	°C

Table 14. Thermal Considerations[3]

Package	θ _{JA} , 4 Layer Board (°C/W)	θ _{JC} , Bottom (°C/W)
3225, 6-pin	TBD	TBD

Notes

3. Refer to JESD51 for θJA and θJC definitions, and reference layout used to determine the θJA and θJC values in the above table.

Table 15. Maximum Operating Junction Temperature^[4]

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	TBD
85°C	TBD
95°C	TBD
105°C	TBD

Notes:

4. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.

Table 16. Environmental Compliance

<u> </u>			
Parameter	Test Conditions	Value	Unit
Mechanical Shock Resistance	MIL-STD-883F, Method 2002	10,000	g
Mechanical Vibration Resistance	MIL-STD-883F, Method 2007	70	g
Soldering Temperature (follow standard Pb free soldering guidelines)	MIL-STD-883F, Method 2003	260	°C
Moisture Sensitivity Level	MSL1 @ 260°C		
Electrostatic Discharge (HBM)	HBM, JESD22-A114	2,000	V
Charge-Device Model ESD Protection	JESD220C101	750	V
Latch-up Tolerance	JESD78	Compliant	





Pin Description

Table 17. Pin Description

Pin	Мар		Functionality
1	OE/NF	Output Enable (OE)	H ^[5] Specified frequency output L: OUTP (OUTN) held at logic high (low)
'	OL/W	No Function (NF)	H or L or Open: No effect on output frequency or other device functions.
2	NF	No Function	H or L or Open: No effect on output frequency or other device functions
3	GND	Power	VDD Power Supply Ground
4	OUTP	Output	Oscillator output
5	OUTN	Output	Complementary oscillator output
6	VDD	Power	Power supply voltage ^[6]

Top View OE/NF 1 6 VDD NF 2 5 OUTN GND 3 4 OUTP

Figure 3. Pin Assignments

Notes:

- 5. OE pin includes a 120 kΩ internal pull-up resistor to VDD when active high, and a 120 kΩ internal pull-down resistor to GND when active low. In noisy environments, OE pin that is active high or active low are recommended to include an external pull-up or pull-down resistor, respectively, of 10 kΩ when the pin is not externally driven.
- 6. A capacitor of value 0.1 μF or higher between VDD and GND pins is required.





FlexSwing Configurations

A FlexSwing output-driver performs like LVPECL but provides independent control of voltage swing and DC offset voltage levels. This simplifies interfacing with chipsets having non-standard input voltage requirements

and can eliminate all external source-bias resistors. FlexSwing supports power supply voltages from 1.71 V to 3.63 V, and the programmable VOH and VOL levels may be referenced to the voltage on either VDD or GND pins.

Table 18. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on VDD pin

													٧	Ln										
			Α	В	С	D	Е	F	G	Н	J	K	L	М	N	Р	Q	R	S	Т	U	٧	W	Х
		r Code	20	00	5V	00	5V	00	5V	0V	20	٥٨	20	00	5V	00	5V	00	20	00	20	00	5V	0V
V.	_Sw	ring (V)	V dd-2.35V	Vdd-2.30V	V dd-2.25V	Vdd-2.20V	Vdd-2.15V	Vdd-2.10V	Vdd-2.05V	Vdd-2.00V	Vdd-1.95V	Vdd-1.90V	Vdd-1.85V	Vdd-1.80V	Vdd-1.75V	Vdd-1.70V	Vdd-1.65V	Vdd-1.60V	Vdd-1.55V	Vdd-1.50V	Vdd-1.45V	Vdd-1.40V	V dd-1.35V	Vdd-1.30V
			-pp/	ġ	ģ	ģ	횽	ġ/	-pp/	-pp/	-pp/	ģ	-pp/	-pp/	ġ,	-pp/	ģ	-bp/	-pp/	ģ	-pp/	ģ,	/dd	-pp/
			^						_	_	_		_	_	_		-	-		-		_		
	Α	Vdd-0.80V		e.,	pply \	/oltog		Avoile	able C	olore	٦					AP	AQ	AR	AS	AT	AU	AV	AW	AX
				Su	<u>рріу \</u> 1.8V±		е		Suppo						BN	1.8 BP	1.7 BQ	1.6 BR	1.5 BS	1.4 BT	1.3 BU	1.2 BV	1.1 BW	1 BX
	В	Vdd-0.85V		4 -			.,				-				1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9
					71V to		V	NOU	Suppo	пеа				СМ	CN	CP	CQ	CR	CS	CT	CU	CV	CW	CX
	С	Vdd-0.90V			2.5V±				Blue					1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8
	_	V			3.3V±			Blue		Red			DL	DM	DN	DP	DQ	DR	DS	DT	DU	DV	DW	DX
	D	Vdd-0.95V		2.2	25V to	3.63	V		Blue				1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7
	Е	Vdd-1.00V										EK	EL	EM	EN	EP	EQ	ER	ES	ET	EU	EV	EW	EX
	_	Vuu-1.00V										1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6
	F	Vdd-1.05V									FJ	FK	FL	FM	FN	FP	FQ	FR	FS	FT	FU	FV	FW	FX
											1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5
	G	Vdd-1.10V								GH	GJ	GK	GL	GM	GN	GP	GQ	GR	GS	GT	GU	GV	GW	GX
									ш	1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4
	н	Vdd-1.15V							HG 1.8	HH	HJ 1.6	HK 1.5	HL 1.4	HM 1.3	HN 1.2	HP 1.1	HQ 1	HR 0.9	HS 0.8	HT 0.7	HU 0.6	HV 0.5	HW 0.4	HX 0.3
								JF	JG	1.7 JH	JJ	JK	JL	JM	JN	JP	JQ	JR	JS	JT	JU	JV	JW	JX
	J	Vdd-1.20V						1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2
							KE	KF	KG	KH	KJ	KK	KL	KM	KN	KP	KQ	KR	KS	KT	KU	KV	KW	0.1
	K	Vdd-1.25V					1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2	
VHn		Vdd-1.30V				LD	LE	LF	LG	LH	LJ	LK	LL	LM	LN	LP	LQ	LR	LS	LT	LU	LV		
VHN	_	Vaa-1.30V				1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2		
	м	Vdd-1.35V			MC	MD	ME	MF	MG	MH	MJ	MK	ML	MM	MN	MP	MQ	MR	MS	MT	MU			
					1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	8.0	0.7	0.6	0.5	0.4	0.3	0.2			
	N	Vdd-1.40V		NB	NC	ND	NE	NF	NG	NH	NJ	NK	NL	NM	NN	NP	NQ	NR	NS	NT				
				1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2				
	Р	Vdd-1.45V	PA	PB	PC	PD	PE	PF	PG	PH	PJ	PK	PL	PM	PN	PP	PQ	PR	PS					
	\vdash		1.8 QA	1.7 QB	1.6 QC	1.5 QD	1.4 QE	1.3 QF	1.2 QG	1.1 QH	1 QJ	0.9 QK	0.8 QL	0.7 QM	0.6 QN	0.5 QP	0.4 QQ	0.3 QR	0.2					
	Q	Vdd-1.50V	1.7	1.6	1.5	1.4	1.3	1.2	1.1	ч п 1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2						
			RA	RB	RC	RD	RE	RF	RG	RH	RJ	RK	RL	RM	RN	RP	RQ	-0.2						
	R	Vdd-1.55V	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2							
	s	Vdd-1.60V	SA	SB	sc	SD	SE	SF	SG	SH	SJ	SK	SL	SM	SN	SP								
	3	vaa-1.60V	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2								
	т	Vdd-1.65V	TA	ТВ	TC	TD	TE	TF	TG	TH	TJ	TK	TL	TM	TN									
	Ľ	744 1.054	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2									
	υ	Vdd-1.70V	UA	UB	UC	UD	UE	UF	UG	UH	UJ	UK	UL	UM										
			1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2										
	v	Vdd-1.75V	VA	VB	VC	VD	VE	VF	VG	VH	٧J	VK	VL											
			1.2	1.1 WB	1 WC	0.9 WD	0.8 WE	0.7 WF	0.6 W.G	0.5	0.4 W.I	0.3	0.2											
	w	Vdd-1.80V	WA 1.1	WB 1	0.9	0.8	0.7	0.6	WG 0.5	WH 0.4	WJ 0.3	WK 0.2												
	ш	L	1.1		0.9	0.0	0.7	0.0	0.5	0.4	0.3	0.2												

The above table identifies supported combinations of nominal VOH (i.e. VHn) and nominal VOL (i.e. VLn) in colored boxes. The two-character code in each box corresponds to the VHn and VLn codes specified in the $2^{\rm nd}$ column and $2^{\rm nd}$ row in the table, respectively. The number in each box indicates the nominal differential swing (i.e. VHn – VLn).

For example, order code "FS" selects VHn code "F" (i.e. Vdd-1.05 V) and VLn code "S" (i.e. Vdd-1.55 V) corresponding to a V_Swing of 1 V peak-peak, which may be used for supply voltages of 2.5 V \pm 10%, 3.3 V \pm 10% or

(2.25 V to 3.63 V). Alternatively, an order code of "GS" corresponds to a VHn code "G" (i.e. Vdd-1.10 V) and a VLn order code "S" (e.g. Vdd-1.55 V) corresponding to a V_Swing of 0.9 V peak-peak, which may be used for a supply voltage of 3.3 V \pm 10%.





Table 19. FlexSwing 2-digit Order Codes specifying VHn and VLn referenced to voltage on GND pin

																	VLn														
Order	Code	е	Α	В	С	D	Е	F	G	Н	J	K	L	M	N	Р	Q	R	S	T	U	٧	W	Х	Υ	Z	1	2	3	4	
/_Swi	ng (V))	0.30V	0.35V	0.40V	0.45V	0.50V	0.55V	0.60V	0.65V	0.70	0.75V	0.80V	0.85V	0.90V	0.95V	1.00V	1.05V	1.10V	1.15V	1.20V	1.25V	1.30V	1.35V	1.40V	1.45V	1.50V	1.55V	1.60V	1.65V	1 707
Α	2.5	50V																											A3 1.8	A4 1.7	A 1
В	2.4	I5V																										B2 1.8	B3 1.7	B4 1.6	E 1
c	2.4	ΙΟV				Sup	ply	Volta	age		A۱	/aila	ble (Colo	rs												C1	C2	C3	C4	1
F							1.8V	±5%)			Ć.	reer	1												DZ	1.8 D1	1.7 D2	1.6 D3	1.5 D4	t
D	2.3	sov			LE	1.7	1V to	o 3.6	3V			Ċ	reer	1											EV	1.8	1.7	1.6	1.5	1.4	ŀ
E	2.3	80V					2.5V±			_	3reer			Blue	:										EY 1.8	EZ 1.7	E1 1.6	E2 1.5	E3 1.4	E4 1.3	
F	2.2	25V					3.3V .				Green		Blue	_	Red									FX	FY	FZ	F1	F2	F3	F4	Ī
+					<u>-L</u>	2.2	5V to	3.6	3V	(Green	า		Blue									GW	1.8 GX	1.7 GY	1.6 GZ	1.5 G1	1.4 G2	1.3 G3	1.2 G4	H
G	2.2	200																					1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	L
н	2.1	5V																				HV 1.8	HW 1.7	HX 1.6	HY 1.5	HZ 1.4	H1 1.3	H2 1.2	H3 1.1	H4 1	
J	2.1	0V																			JU	J۷	JW	JX	JY	JZ	J1	J2	J3	J4	ľ
l.,																				KT	1.8 KU	1.7 KV	1.6 KW	1.5 KX	1.4 KY	1.3 KZ	1.2 K1	1.1 K2	1 K3	0.9 K4	ł
K	2.0	J5V																		1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	8.0	ļ
L	2.0	V00																	LS 1.8	LT 1.7	LU 1.6	LV 1.5	LW 1.4	LX 1.3	LY 1.2	LZ 1.1	L1 1	L2 0.9	L3 0.8	L4 0.7	
м	1.9	95V																MR	MS	MT	MU	MV	MW	MX	MY	MZ	M1	M2	М3	M4	
-																	NQ	1.8 NR	1.7 NS	1.6 NT	1.5 NU	1.4 NV	1.3 NW	1.2 NX	1.1 NY	1 NZ	0.9 N1	0.8 N2	0.7 N3	0.6 N4	ł
N	1.9	90V															1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	8.0	0.7	0.6	0.5	l
n P	1.8	35V														PP 1.8	PQ 1.7	PR 1.6	PS 1.5	PT 1.4	PU 1.3	PV 1.2	PW 1.1	PX 1	PY 0.9	PZ 0.8	P1 0.7	P2 0.6	P3 0.5	P4 0.4	
Q	1.8	30V													QN	QP	QQ	QR	QS	QT	QU	QV	QW	QX	QY	QZ	Q1	Q2	Q3	Q4	ı
-														RM	1.8 RN	1.7 RP	1.6 RQ	1.5 RR	1.4 RS	1.3 RT	1.2 RU	1.1 RV	1 RW	0.9 RX	0.8 RY	0.7 RZ	0.6 R1	0.5 R2	0.4 R3	0.3 R4	ł
R	1.7	′5V												1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	8.0	0.7	0.6	0.5	0.4	0.3	0.2	ı
s	1.7	70V											SL 1.8	SM 1.7	SN 1.6	SP 1.5	SQ 1.4	SR 1.3	SS 1.2	ST 1.1	SU 1	SV 0.9	SW 0.8	SX 0.7	SY 0.6	SZ 0.5	S1 0.4	S2 0.3	S3 0.2		
Т	1.6	55V										TK	TL	TM	TN	TP	TQ	TR	TS	TT	TU	TV	TW	TX	TY	TZ	T1	T2			
 	4.0	201/									UJ	1.8 UK	1.7 UL	1.6 UM	1.5 UN	1.4 UP	1.3 UQ	1.2 UR	1.1 US	1 UT	0.9 UU	0.8 UV	0.7 UW	0.6 UX	0.5 UY	0.4 UZ	0.3 U1	0.2			
U	1.6	ouv								201	1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2				
V	1.5	55V								VH 1.8	VJ 1.7	VK 1.6	VL 1.5	VM 1.4	VN 1.3	VP 1.2	VQ 1.1	VR 1	VS 0.9	VT 0.8	VU 0.7	VV 0.6	VW 0.5	VX 0.4	VY 0.3	VZ 0.2					
W	1.5	50V							WG 1.8	WH 1.7	WJ 1.6	WK 1.5	WL 1.4	WM 1.3	WN 1.2	WP 1.1	WQ 1	WR 0.9	WS 0.8	WT 0.7	WU 0.6	WV 0.5	WW 0.4	WX 0.3	WY 0.2						
х	1.4	I5V						XF 1.8	XG 1.7	XH 1.6	XJ 1.5	XK 1.4	XL 1.3	XM 1.2	XN 1.1	XP 1	XQ 0.9	XR 0.8	XS 0.7	XT 0.6	XU 0.5	XV 0.4	XW 0.3	XX 0.2	0.2						
Y	1.4	IOV					YE 1.8	YF 1.7	YG 1.6	YH 1.5	YJ	YK 1.3	YL 1.2	YM	YN	YP	YQ	YR	YS 0.6	YT	YU	YV 0.3	YW	0.2							l
z	1.3	35V				ZD	ZE	ZF	ZG	ZH	1.4 ZJ	ZK	ZL	1.1 ZM	1 ZN	0.9 ZP	0.8 ZQ	0.7 ZR	ZS	0.5 ZT	0.4 ZU	ZV	0.2								l
1					1C	1.8 1D	1.7 1E	1.6 1F	1.5 1G	1.4 1H	1.3 1J	1.2 1K	1.1 1L	1 1M	0.9 1N	0.8 1P	0.7 1Q	0.6 1R	0.5 1S	0.4 1T	0.3 1U	0.2									
F				2B	1.8 2C	1.7 2D	1.6 2E	1.5 2F	1.4 2G	1.3 2H	1.2 2J	1.1 2K	1 2L	0.9 2M	0.8 2N	0.7 2P	0.6 2Q	0.5 2R	0.4 2S	0.3 2T	0.2										ł
2	1.2	25V		1.8	1.7	1.6	1.5	1.4	1.3	1.2	1.1	1	0.9	0.8	0.7	0.6	0.5	0.4	0.3	0.2											
3	1.2	20V	3A 1.8	3B 1.7	3C 1.6	3D 1.5	3E 1.4	3F 1.3	3G 1.2	3H 1.1	3J 1	3K 0.9	3L 0.8	3M 0.7	3N 0.6	3P 0.5	3Q 0.4	3R 0.3	3S 0.2												





Waveform Diagrams




Figure 4. LVPECL, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels per Differential Pin




Figure 5. LVPECL, HCSL, Low-Power HCSL, and FlexSwing Voltage Levels Across Differential Pair





Waveform Diagrams (continued)




Figure 6. LVDS Voltage Levels per Differential Pin




Figure 7. LVDS Differential Waveform





Waveform Diagrams (continued)




Figure 8. Differential Asymmetry (V_da)




Figure 9. Differential Skew (V_ds) is measured as the Time between the Average Voltage Level and Crossing Voltage




Figure 10. Overshoot Voltage (V_ov) for LVPECL, FlexSwing, HCSL, Low-power HCSL




Figure 12. OE Pin Enable Timing (T_oe)




Figure 11. Overshoot Voltage (V_ov) for LVDS Output




Figure 13. OE Pin Disable Timing (T_od)





Termination Diagrams

LVPECL and FlexSwing Termination

The SiT9375 output drivers include special features for supporting low-load current without sacrificing signal integrity via simple terminations as shown in Figure 15 and Figure 17. This allows very low power consumption compared to traditional LVPECL drivers. The FlexSwing

and LVPECL outputs are voltage-mode drivers. Use the table and figures below to select a termination circuit for the desired supply voltage. The table also provides LVPECL current consumption (I_load) into the load termination.

Table 20. Termination Options for LVPECL and FlexSwing Signaling

Signaling	Supply Voltage,			Termination	Options		
Signaling	Vdd	Figure 14	Figure 15	Figure 16	Figure 17	Figure 18	Figure 19
LVPECL referenced to Vdd	2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V	OK to use I_load = 40 mA with 100 Ω near- end bias resistor	Do Not Use	OK to use I_load = 28 mA	OK to use	OK to use I_load = 28 mA	Do Not Use
FlexSwing referenced to Vdd	2.20 7 10 0.00 7		OK to use (See Figure 15 for	OK to use ⁷	OK to use	OK to use	Do Not Use
FlexSwing	1.71 V to 3.63 V	OK to use ⁷	frequency ranges and voltage	Do Not Use	OK to use	Do Not Use	Do Not Use
referenced to Gnd	1.8 V ±5%		swings)	Do Not Use	OK to use	Do Not Use	OK to use




Figure 14. Recommended LVPECL and FlexSwing⁸
Termination when AC-coupled





Figure 15. Recommended FlexSwing Termination when AC-coupled






Figure 18. LVPECL and FlexSwing with Y-Bias Termination

50 Ω




Figure 17. LVPECL and FlexSwing with DC-coupled Parallel Shunt Load Termination





Figure 19. FlexSwing Termination – Only for use with Supply Voltage Order Code "18"





Termination Diagrams (continued)

LVDS, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V







Figure 20. LVDS AC Termination

Figure 21. LVDS DC Termination at the Load

HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V






Figure 22. (a) HCSL Source Termination and (b) HCSL Load Termination

Low-power HCSL, Supply Voltage: 1.8 V ±5%, 2.5 V ±10%, 3.3 V ±10%, 2.25 V to 3.63 V, 1.71 V to 3.63 V




Figure 23. Low-power HCSL Termination


Notes


- 7. Contact SiTime for optimum R1 and R2 values for FlexSwing options.
- 8. Contact SiTime for optimum Rs values for FlexSwing options.





Dimensions and Patterns — 2.0 x 1.6 mm x mm






Notes:


- 9. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.
- 10. A capacitor of value 0.1 μF or higher between VDD and GND is required. An additional 10 μF capacitor between VDD and GND is required for the best phase jitter performance.





Dimensions and Patterns — 2.5 x 2.0 mm x mm











Dimensions and Patterns — 3.2 x 2.0 mm x mm









Additional Information

Table 21. Additional Information

Document	Description	Download Link
ECCN #: EAR99	Five character designation used on the commerce Control List (CCL) to identify dual use items for export control purposes.	
HTS Classification Code: 8542.39.0000	A Harmonized Tariff Schedule (HTS) code developed by the World Customs Organization to classify/define internationally traded goods.	
Manufacturing Notes	Tape & Reel dimension, reflow profile and other manufacturing related info	https://www.sitime.com/support/resource-library?filter=531
Termination Techniques	Termination design recommendations	http://www.sitime.com/support/application-notes
Layout Techniques	Layout recommendations	http://www.sitime.com/support/application-notes
Evaluation Boards	SiT6760EB	TBD

Revision History

Table 22. Revision History

Revision	Release Date	Change Summary
0.5	May 22, 2020	Advanced datasheet
0.51	Jun 1, 2020	Formatting changes Updated package drawings
0.52	Jul 28, 2020	Extended frequency to 644.53125 MHz
0.53	Aug 2, 2020	Modified Termination Diagrams section
0.54	Sep 23, 2020	Modified LVPECL, FlexSwing, LVDS current consumption specifications Modified phase jitter specification Added FlexSwing order codes Added 250u T&R order code Changed rev table date format





SiTime Corporation, 5451 Patrick Henry Drive, Santa Clara, CA 95054, USA | Phone: +1-408-328-4400 | Fax: +1-408-328-4439

© SiTime Corporation 2020. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (y) being subjected to unusual physical, thermal, or electrical stress.

Disclaimer: SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

CRITICAL USE EXCLUSION POLICY

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.